

Fig. 1




Fig. 2




Fig. 3





Fig. 4a



## Packet of 256 bytes




Fig. 5a

## Packet of 1KB





Fig. 5b

# Allocation Matrix Scenario A 256-byte VirtualPage VirtualPage VirtualPage VirtualPage VirtualPage VirtualPage VirtualPage VirtualPage VirtualPage

Fig. 6a

## Allocation Matrix Atomic Page Atomic Page 256-byte Virtual Page Virtual Page Virtual Page Virtual Page Virtual Page Virtual Page

Fig. 6b







Fig. 8



r						
Queues in each cluster	{0,,31}	{0,,15},,{16,,31}	{0,,7},,{24,,31}	{0,,3},,{28,,31}	{0,1},{2,3},,{30,31}	{0},{1},,{31}
# queues / cluster	32	16	8	4	2	
# clusters	ţ-m-m-d	2	4	&	16	32
Priority Clusters	0	,I	2	3	4	5

Fig. 10 Clustering of queues




Fig. 11 Generic Queueing Architecture

Outbound Device Identifier	Inbound Device Identifier	Not Used	0	
InboundDeviceid Field	0		2	3

Fig. 12

	_					<del></del>	
T. Park	KTU Priority	Queue#>>5 or Cluster# (i.e. always 0)	Queue#>>4 or Cluster#	Queue#>>3 or Cluster#	Queue#>>2 or Cluster#	Queue#>>2 or Cluster#>>1	Queue#>>2 or Cluster#>>2
# characters	r ciustois	1	2	4	82	16	32
PriorityClusters		0		2	3	4	5

Fig. 13

Fig. 14

## Pattern Matching Table




Fig. 15






Fig. 16





Word #	Configuration Register Name	Block Affected
0-7	PreloadMaskNumber	
5-63	Reserved	
64-111	PatternMatchingTable (Select and Register	
	Vectors)	
112	Reserved	
448	PatternMatchingTable (EndOfMask bits)	
449	Reserved	
450	PacketAvailableButNoContextPriorityPintEnable	
451	DefaultPacketPriority	(1)
452-453	ContextSpecificPatternMatchingMask0	
454-467	Reserved	
468-469	ContextSpecificPatternMatchingMask1	
470-483	Reserved	
484-485	ContextSpecificPatternMatchingMask2	
486-499	Reserved	
500-501	ContextSpecificPatternMatchingMask3	
502-515	Reserved	
516-517	ContextSpecificPatternMatchingMask4	
518-531	Reserved	
532-533	ContextSpecificPatternMatchingMask5	
534-547	Reserved	RTU
548-549	ContextSpecificPatternMatchingMask6	
550-563	Reserved	
564-565	ContextSpecificPatternMatchingMask7	()
566-579	Reserved	
580	PacketAvailableButNoContextIntMapping	
581	StartLoadingRegister	
582	CodeEntryPointSpecial	
583	Reserved	
584	CodeEntryPoint0	
585	CodeEntryPoint1	
586	CodeEntryPoint2	
587	CodeEntryPoint3	
588	CodeEntryPoint4	
589	CodeEntryPoint5	
590	CodeEntryPoint6	
591	CodeEntryPoint7	
592	CodeEntryPoint8	
593	CodeEntryPoint9	
594	CodeEntryPoint10	
595	CodeEntryPoint11	
596	CodeEntryPoint12	


Fig.19a

597	C. L.E. D. 112	
598	CodeEntryPoint13	
<del></del>	CodeEntryPoint14	
599	CodeEntryPoint15	
600	CodeEntryPoint16	
601	CodeEntryPoint17	
602	CodeEntryPoint18	
603	CodeEntryPoint19	
604	CodeEntryPoint20	
605	CodeEntryPoint21	
606	CodeEntryPoint22	
607	CodeEntryPoint23	
608	CodeEntryPoint24	
609	CodeEntryPoint25	
610	CodeEntryPoint26	
611	CodeEntryPoint27	
612	CodeEntryPoint28	
613	CodeEntryPoint29	
614	CodeEntryPoint30	
615	CodeEntryPoint31	
616-767	Reserved	
768	Log2InputQueues	
769	HeaderGrowthOffset	
770	TailGrowthOffset	
771	PacketErrorIntEnable	
772	AutomaticPacketDropIntEnable	
773	reserved	
774	TimeStampEnable	
775-776	VirtualPageEnable	
777-778	Reserved	
779	OverflowAddress	PMMU
780	IntIfNoMoreXsizePages	
781	FirstInputQueue	
782	OverflowEnable	
783	SizeOfOverflowedPacket	<del>-  </del> '
784	SoftwareOwned	
785-786	TimeCounter	
787	ClearError0	
788	ClearError1	
789-799	Reserved	
800-815	MaxActivePackets	
816-927	Reserved	<del> </del>
928		
929	PriorityClustering	<del>-</del>
	= =====================================	1

Fig. 19b

	Reserved	
930-959		
960	Freeze	
961	Reset	
962	StatusRegister	
963 BypassHooks		CU
964	InternalStateWrite	
965	InternalStateRead	
963-1023	Reserved	

Fig. 19c



PreloadMaskNumber Configuration Register

Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25





Fig. 26



Block	Command	Operand Fields	Position in Data
T)) () () [	0: GetSpace	Size	150
PMMU	1: FreeSpace	PacketPage	150
	0: InsertPacket	PacketPage	238
		QueueNumber	40
	1: ProbePacket	PacketNumber	70
		Set	8
	2: ExtractPacket	PacketNumber	70
	3: CompletePacket	PacketNumber	70
		Delta	178
		DeviceId	1918
		CRCtype	2120
QS		KeepSpace	22
	4: UpdatePacket	PacketNumber	70
		PacketPage	238
	5: MovePacket	PacketNumber	70
		NewQueueNumber	128
		Reactivate	13
	6: ProbeQueue	QueueNumber	40
	7: Conditional Activate	PacketNumber	70
	0: GetContext	N/A	N/A
	1: ReleaseContext	N/A	N/A
	2: MaskedLoad	MaskNumber	40
D.C.I. I		StartRegisterNumber	95
RTU		PhysicalAddress	4510
	3: MaskedStore	MaskNumber	40
		StartRegisterNumber	95
		PhysicalAddress	4510

Block	Response To Command	Response Fields	Position in Data
PMMU	GetSpace	PacketPage	150
		Success	16
	InsertPacket	Success	0
		PacketNumber	81
	ProbePacket,	Exists	0
	ProbeAndSet	Completed	1
		NextQueue	62
		PacketPage	227
Q5Y		DeviceId	23
		CRCtype	2524
		Active	26
		Probed	27
		KeepSpace	28
	ProbeQueue	QueueSize	80
	ConditionalActivate	Success	0

Fig. 29




Fig. 30




Fig. 31




Fig. 32 ByPassHooks Configuration Register




Fig. 33 InternalState Write Configuration Register

Block	Event#	Event Name	Event Data	Event Description
	0	Insert	FreeBufferEntries (3)	A 16-byte chunk of
			30	packet data is inserted at
				the tail of the IB. The
IB				event data is the number
	]			of free entries in this
				buffer before the
				insertion.
·	I	Insert0	FreeBufferEntriesO (3)	A 16-byte chunk of
				packet data is inserted at
				the tail of the OB
				(device identifier 0). The
				event data is the number
				of free entries in this
				buffer before the
OB				insertion.
ОВ	2	Insert1	FreeBufferEntries1 (3)	A 16-byte chunk of
				packet data is inserted at
				the tail of the OB
				(device identifier 0). The
				event data is the number
				of free entries in this
				buffer before the
				insertion.
	3	PacketAllocSuccess0	PacketSize (16)	The PMMU successfully
				allocates a consecutive
				space in block 0 of the
				LPM for a packet of
				PacketSize bytes coming
				from the network input
				interface.
ĺ	4	PacketAllocSuccess1	PacketSize (16)	The PMMU successfully
				allocates a consecutive
and the second s				space in block 1 of the
				LPM for a packet of
		1		PacketSize bytes coming
i				from the network input
PMMU				interface.
1111110	5	PacketAllocSuccess2	PacketSize (16)	The PMMU successfully
				allocates a consecutive
				space in block 2 of the
			1	LPM for a packet of
				PacketSize bytes coming
				from the network input
				interface.
	6	PacketAllocSuccess3	PacketSize (16)	The PMMU successfully
				allocates a consecutive
				space in block 3 of the
				LPM for a packet of
				PacketSize bytes coming
				from the network input
				interface.

T	D 1 (11	T DAKE THE 1 44 CL	TI DIO (III
7	PacketAll ocFail	LPMfreeWords (16)	The PMMU failed in allocating space in the LPM for a packet coming from the network input interface. The event data is the total number of words (4 bytes) free in the LPM.
8	PacketAll ocFail	PacketSize (16)	The PMMU failed in allocating space in the LPM for a packet of <i>PacketSize</i> bytes coming from the network input interface.
9	PacketAll ocFailDr op	PacketSize (16)	The PMMU failed in allocating space in the LPM for a packet of PacketSize bytes coming from the network input interface; the packet is dropped
10	PacketAll ocFailOv erflow	PacketSize (16)	The PMMU failed in allocating space in the LPM for a packet of PacketSize bytes coming from the network input interface; the packet is overflowed.
11	Alloc256 Fail0	Block0FreeBytes (16)	The allocation of a packet of 2-255 bytes failed in block 0 of LPM.
12	Alloc256 Fail1	Block1FreeBytes (16)	The allocation of a packet of 2-255 bytes failed in block 1 of LPM.
13	Alloc256 Fail2	Block2FreeBytes (16)	The allocation of a packet of 2-255 bytes failed in block 2 of LPM.
14	Alloc256 Fail3	Block3FreeBytes (16)	The allocation of a packet of 2-255 bytes failed in block 3 of LPM.
15	Alloc512 Fail0	BlockOFreeBytes (16)	The allocation of a packet of 256-511 bytes failed in block 0 of LPM.
16	Alloc512 Fail1	Block1FreeBytes (16)	The allocation of a packet of 256-511 bytes failed in block 1 of LPM.
17	Alloc512 Fail2	Block2FreeBytes (16)	The allocation of a packet of 256-511 bytes failed in block 2 of LPM.

Fig. 35

18	Alloc512 Fail3	Block 3 FreeBytes (16)	The allocation of a packet of 256-511 bytes failed in block 3 of LPM.
19	AllocIKF ail0	BlockOFreeBytes (16)	The allocation of a packet of 512-1023 bytes failed in block 0 of LPM.
20	AllocIKF aill	Block 1 Free Bytes (16)	The allocation of a packet of 512-1023 bytes failed in block 1 of LPM.
21	AllocIKF ail2	Block 2 Free Byzes (16)	The allocation of a packet of 512-1023 bytes failed in block 2 of LPM.
22	Alloc1KF ail3	Block3FreeBytes (16)	The allocation of a packet of 512-1023 bytes failed in block 3 of LPM.
23	Alloc2KF ail0	Block O Free Bytes (16)	The allocation of a packet of 1024-2047 bytes failed in block 0 of LP M.
24	Alloc2KF ail1	Block 1 FreeBytes (16)	The allocation of a packet of 1024-2047 bytes failed in block 0 of LP M.
2.5	Alloc2KF ail2	Block 2 FreeBytes (16)	The allocation of a packet of 1024-2047 bytes failed in block 0 of LP M.
26	Alloc2KF ail3	Block 3 FreeBytes (16)	The allocation of a packet of 1024-2047 bytes failed in block 0 of LP M.
27	Alloc4KF ail0	Block OFreeBytes (16)	The allocation of a packet of 2048-4095 bytes failed in block 0 of LP M.
28	Alloc4KF ail1	Block 1 FreeBytes (16)	The allocation of a packet of 2048-4095 bytes failed in block 1 of LP M.
29	Alloc4KF ail2	Block 2 FreeBytes (16)	The allocation of a packet of 2048-4095 bytes failed in block 2 of LPM.
30	Alloc4KF ail3	Block 3 FreeBytes (16)	The allocation of a packet of 2048-4095 bytes failed in block 3 of LP M.
31	Allocl 6K Fail0	Block OFreeBytes (16)	The allocation of a packet of 4096-16383 bytes failed in block 0 of LPM.
32	Alloc16K Faill	Block 1 FreeBytes (16)	The allocation of a packet of 4096-16383 bytes failed in block 1 of LPM.

Fig. 36

	1			
	33	Alloc16K Fail2	Block2FreeBytes (16)	The allocation of a packet
		1 4112		of 4096-16383 bytes failed in block 2 of LPM.
	34	Alloc16K	Block3FreeBytes (16)	The allocation of a packet
İ		Fail3		of 4096-16383 bytes failed
]	35	Alloc64K	BlockOFreeBytes (16)	in block 3 of LPM.
ļ	33	Fail0	DiockorreeDyles (16)	The allocation of a packet of 16384-65535 bytes failed
				in block 0 of LPM.
	36	Alloc64K	Block1 FreeBytes (16)	The allocation of a packet
		Fail1		of 16384-65535 bytes failed
	25	411 6175	DI IOT D. CO	in block 1 of LPM.
	37	Alloc64K Fail2	Block2FreeBytes (16)	The allocation of a packet
		ranz		of 16384-65535 bytes failed
	38	Alloc64K	Block3FreeBytes (16)	in block 2 of LPM.  The allocation of a packet
}		Fail3		of 16384-65535 bytes failed
				in block 3 of LPM.
	39	GetSpace	RequestedSize (16)	The PMMU successfully
		Success0		satisfied in block 0 of LPM
				a GetSpace() of RequestedSize
	40	GetSpace	RequestedSize (16)	bytes.  The PMMU successfully
		Success1		satisfied in block 1 of LPM
				a GetSpace() of RequestedSize
				bytes.
	41	GetSpace Success2	RequestedSize (16)	The PMMU successfully
		Success2		satisfied in block 2 of LPM
				a GetSpace() of RequestedSize bytes.
	42	GetSpace	RequestedSize (16)	The PMMU successfully
		Success3	1 1 /	satisfied in block 3 of LPM
				a GetSpace() of RequestedSize
		G 19	P (C: 46)	bytes.
	43	GetSpace Fail	RequestedSize (16)	The PMMU could not
		1.411		satisfy a GetSpace() of RequestedSize bytes.
	44	GetSpace	TotalFreeWords (16)	The PMMU could not
		Fail		satisfy a GetSpace(). The
				data event is the total
				number of words (4 bytes)
	4.5	D110	P/LOEP : (40)	free in the LPM.
	45	PacketDe allocation	Block0FreeBytes (16)	The PMMU de-allocates
		0		space in block 0 of the LPM due to a downloading of a
				packet. The event data is the
				number of bytes free in the
				block before the de-
				allocation occurs.

Fig. 37

	7	D 7		
	46	PacketDe allocation - 1	Block 1FreeBytes (16)	The PMMU de-allocates space in block I of the LPM due to a downloading of a packet. The event data is the number of bytes free in the block before the de-allocation occurs.
	47	PacketDe allocation 2	Block2FreeBytes (16)	The PMMU de-allocates space in block 2 of the LPM due to a downloading of a packet. The event data is the number of bytes free in the block before the de-allocation occurs.
	48	PacketDe allocation 3	Block3FreeBytes (16)	The PMMU de-allocates space in block 3 of the LPM due to a downloading of a packet. The event data is the number of bytes free in the block before the de-allocation occurs.
	49	InsertFro mPMMU	FreeEntriesInQS (8)	A packet identifier is inserted from the PMMU into one of the queues. The event data is the number of free entries in the pool of entries before the insertion.
QS	50	InsertFro mCU	FreeEntriesInQS (8)	A packet identifier is inserted from the CU into one of the queues. The event data is the number of free entries in the pool of entries before the insertion.
	51	InsertFro mQS	FreeEntriesInQS (8)	A packet identifier is inserted from the QS into one of the queues. The event data is the number of free entries in the pool of entries before the insertion.
CU	52	InsertPM MU	FreePMMUcmdE ntries (4)	A command is inserted in the PMMU command queue. The event data is the number of free entries in this queue before the insertion.
	53	InsertQS	FreeQScmdE ntries (4)	A command is inserted in the QS command queue. The event data is the number of free entries in this queue before the insertion.

Fig. 38

		DOTT		
	54	insertRTU	FreeRTU comdE ntries (4)	A command is inserted in the RTU command queue. The event data is
1				the number of free
				entries in this queue
				before the insertion.
	55	ResponseInsert	NumOfResponses (1)	One or two responses
		•	1 (11/120)1(10)101111 (1)	are inserted in the
			Í	response queue. The
				event data
				NumOfResponses codes
				how many (0:one,
				1:two).
	56	Activate	NumPMUownedCix (3)	A context becomes SPU-
			1 (3)	owned. The event data is
				the current number of
				PMU-owned contexts
				before the activation.
	57	PreloadStarts	SIUlatency (8)	A pre-load of a context
			0.0 maches (0)	starts. The event data is
				the number of cycles (up
				to 255) that the RTU
				waited for the first
				header data to preload is
RTU				provided by the SIU.
	58	PreloadAccepted	NumOfPreloadsWaiting (3)	A packet identifier is
				accepted from the QS.
				The event data is the
				number of valid entries
				in the new packet table
				before the acceptance.
	59	CommandWaits	CommandWaitCycles (8)	A command from the
				CU is ready. The event
				data is the number of
				cycles (up to 255) that it
				waits until it is served.
	60	ReadSIU	SIU reart Cycles (3)	The SIU performs a read
				into the LPM. The event
				data is the number of
				cycles (up to 7) that it
				waits until it can be
LPM				served.
~~ 1'1	61	WriteSIU	SIU reaitCycles (3)	The SIU performs a
			1	write into the LPM. The
				event data is the number
				of cycles (up to 7) that it
				waits until it can be
				served.

Table 1: Events probed for performance counters

Block	#	Name	Description
		Head4lwaysValid	The IBU always provides a valid packet. The
			postet provided in a 16 hours and 5
IBU	0		packet provided is a 16-byte packet, from
			devide Id 0, with the $3^{rd}$ byte 0, and byte <i>i</i>
		77141	(i=415) to value $i$ .
	4	HeadAlwaysValid	The OBU always provides a valid packet. The packet
	-		provided is a 16-byte packet, from devide Id 0, with
OBU		AlwaysToDevId0	the 3 <sup>rd</sup> byte 0, and byte $i$ ( $t$ =415) to value $i$ .  The OBU hardwires the outbound device identifier
	5	11111135102011110	to 0.
	6	AlwaysToDevId1	The OBU hardwires the outbound device identifier
	0		to 1.
		SimpleAllocation	The PMM performs the following allocation
			mechanism when receives a new packet:
			o 64K bytes (1 full block) are always
			allocated (i.e. the size of the packet
			is not taken into account).
PMM	8		o One bit per block indicates whether the
1 101101	^		block is busy (i.e. it was selected to store a
	1		packet). The download of that packet resets
			the bit.
			o If more that non-busy block exists, the
	ĺ		block with the smallest index is chosen.  Of If no available blocks exist the packet will
			o If no available blocks exist, the packet will be dropped.
		AutomaticCompletion	Whenever a packet is inserted into a queue (from the
	16	-	PMM or from the SPU), the Complete bit is
QSY			automatically asserted.
	17	QueueAlways0	When a packet is inserted (from any source), the
		D. D. L.E. OCT.	queue will always be queue number 0.
		DummyReplyFromQSY	Whenever the CMU receives from the SPU a
			command to the QSY that needs a response back,
	24		the CMU generates a dummy response and does not
			send the command to the QSY.  The data associated to the dummy response is 0, and
	İ		the context number is the same as the one obtained
СМП			from the SPU.
CIVIO		DummyReplyFromPMM	Whenever the CMU receives from the SPU a
			command to the QSY that needs a response back,
	2.5		the CMU generates a dummy response and does not
	25		send the command to the QSY.
			The data associated to the dummy response is 0, and
			the context number is the same as the one obtained
			from the SPU.

Fig. 40

Architecture block name	Hardware block name
IB	IBU0
OB	OBU0
PMMU	PMM0
LPM	LPM0
QS	QSY0
RTU	RTU0
CU	CU0

Fig. 41

Signals are registered by source block unless otherwise specified.

Name	Size	SRC Block	DST Block	Description
Interrupts			DIOCK	
overflowStarted	1	pnm()	exc0	The PMM block decides to store the incoming packet into the EPM
noMorePagesOfXsize	1	pmm)	exc0	No more virtual pages of the size indicated in the configuration register IntifNoMoreXsizePages are available.
automaticPacketDrop	1	pmm0	exc0	The PMM block cannot store the incoming packet into the LPM and the overflow mechanism is disabled.
packetError	1	Ommq	exc0	Asserted in two cases: The actual packet size received from the external device does not match the value specified in the first two bytes of the packet data. Bus error detected while receiving packet data through the network interface or while downloading packet data from EPM
lessTlmnXpacketIdEntries	1	qsy0	exc0	Asserted when the actual number of available entries in the QSY block is less than the value in the configuration register IntlfLessThanXpacketIdEntries.
packetAvailableButNoContextP	8 (P=07)	rtu0	exc0	Asserted when a packet identifier is received by the RTU from the QSY but there is no available context. The level of the interrupt (P) depends on how the PMU is configured.
Response Generation				
validResponse	1	cmn0	com0	The CMU has a valid response.
responseData	29	cmn0	com0	The response data.
responseContext	3	сти0	com0	The context number to which the response will go.
Context Access				
resetContext	1	rtu0	rgf0,rgf1	All GPR registers in context number context Number are set to 0.
enableRead07	8x1	rtu0	rgf0,rgf1	Read port 0. 7 of context number contextNumber is enabled.
enableWrite03	4x1	rtu0	rgf0,rgf1	Write port 07 of context number context Number is enabled.
contextNumber	8	rtu0	rgf0,rgf1	The context number, in 1-hot encoding (LSB bit corresponds to context #0: MSB to context #7) being either read (masked load or pre-load)

		<del></del>	<del> </del>	
				or written (masked store). The contextNumber bus needs to have the correct value at least one cycle before the first enableRead or
				enableWrite signals, and it needs to be de-asserted at least one cycle before the last enableRead or enableWrite signals.
registerToRead07	8x5	rtu0	rgf0,rgf1	Index of the register(s) to read through read ports 07 in context number contextNumber. Validated with the enableRead07 signals.
registerToWrite03	4x5	rtu0	rgf0,rgf1	Index of the register(s) to write through write ports 03 in context number contextNumber. Validated with the enableWnte03 signals.
cluster0readData07	8x32	rgf0,rgfl	rtu0	The contents of the register(s) read through read ports 07 in cluster 0.
cluster1readData07	8x32	rgf0,rgf1	rtu0	The contents of the register(s) read through read ports 07 in cluster 1.
writeData03	4x32	rtu0	rgf0,rgf1	The contents of the register(s) to write through write port(s) 03 into context number contextNumber.
Command Request				
statePMMqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the PMM queue.
stateQSYqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the QSY queue.
stateRTUqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the RTU queue.
validCommandCluster0	1	dis0	cmu0	The command being presented by cluster #0 is valid.
validCommandCluster1	1	disl	cmu0	The command being presented by cluster #1 is valid.
commandContextCluster0	2	dis0	cmu0	The context number within cluster #0 associated to the command being presented by this cluster.
commandContextCluster1	2	disl	cmu0	The context number within cluster #1 associated to the command being presented by this cluster.
commandTypeCluster0	2	dis0	cmu0	The type of command being presented by cluster #0 (0:RTU, 1:PMMU, 2:QS).
commandTypeCluster1	2	disl	cmu0	The type of command being presented by cluster #1 (0:RTU, 1:PMMU, 2.QS)
commandOpcodeCluster0	3	dis0	cmu0	The opcode of the command being presented by cluster #0
commandOpcodeCluster1	3	disl	cmu0	The opcode of the command being presented by cluster #1.
commandDataCluster0	46	dis0	cmu0	The command data presented by

				cluster #0
commandDataCluster1	46	disl	cmu0	The command data presented by cluster #1.
Context Unstall				
unstallContext	1	rtu0	cp00	The masked load/store or get context operation performed on context number unstalledContextNum has finished. In case of a get context operation, the misc bus contains the number of the selected context in the 3 LSB bits, and the success outcome in the MSB bit.
preload		rtu0	cp00	A pre-load is either going to start (bornContext de-asserted) or has finished (bornContext asserted) on context number unstalledContextNum. The misc bus contains the queue number associated to the packet.  If the preload starts and finishes in the same cycle, unstallContext, preload and bornContext are asserted.
bornContext	1	rtu0	ср00	If asserted, the operation performed on context number unstallContextNum is a get context or the end of a pre-load; otherwise it is a masked load/store or the beginning of a pre-load.
unstallContextNum	3	rtu0	cp00	For pre-loads (start or end) it contains the context number of the context selected by the RTU. For get context and masked load/stores, it contains the context number of the context associated to the stream that dispatched the command to the PMU (the RTU receives this context number through the CMU command interface).
misc	30	rtu0	cp00	In case of a pre-load (start or end), it contains the 30-bit code entry point associated to the queue in which the packet resides.  In case of a get context operation, the 3 LSB bits contain the selected context number by the RTU, and the MSB bit contains the success bit (whether an available context was found).

unstallContext	preload	bornContext	Action
0	0	0	No operation
0	0	1	Never

0	1	0	Preload starts
0	1	1	Preload ends
1	0	0	Masked Load/Store ends
1	0	1	GetCtx ends
1	1	0	Never
1	1	1	Preload starts and ends in same cycle

Name	Size	SRC Block	DST Block	Description
Network Interfac	e In to i	he In-Bi	ıffer	
dataValue	128	nipO	ıbu0	16B of data
validBytes	4	nip0	ibu0	Pointer to the MSB valid byte within dataValue
validData	1	nip0	ibu0	If asserted, at least one byte in data Value is valid, and valid Bytes points to the MSB valid byte
rxDevID	1	nip0	ibu0	Device ID of the transmitting device
егтог	1	nip0	ıbu0	Error detected in the current transaction
endOfPacket	1	mp0	ıbu0	The current transfer is the last one of the packet
full	1	ibu0	nip0	The buffer in the IBU block is full and it will not accept any more transfers
Id?) dataValue	128	obu0	nop0	r each outbound device
dataValue validBytes	128	obu0 obu0	nop0 nop0	Pointer to the MSB (if pattern == 0) or to the LSB (if pattern == 1)
pattern	1	obu0	nop0	valid byte in dataValue  If pattern == 1 && valid == 0, then no valid bytes. If pattern == 0 && valid == 15, then all 16 bytes are valid
txDevID	1	obu0	пор0	Device ID of the receiving device
err	1	obu0	nop0	Error detected in the current transaction
				Lansachon
ready	4	nop0	obu0	Receiving device is ready to accept more data
ready Overflow Interfac			obu0	Receiving device is ready to
Overflow Interfac				Receiving device is ready to accept more data
	ce to Me	mory	ovl0 ovl0	Receiving device is ready to accept more data  16B of data Initiate an overflow store
Overflow Interfact data Value overflow Store Request	ce to Me	emory   ibu0	ovl0	Receiving device is ready to accept more data  16B of data Initiate an overflow store operation Offset of the 256B atomic page in
Overflow Interfact dataValue overflowStoreRequest overflowPageOffset	ce to Me	ibu0 pmm0	ovl0 ovl0	Receiving device is ready to accept more data  16B of data Initiate an overflow store operation Offset of the 256B atomic page in the external packet memory Offset of the first line in the
Overflow Interfact dataValue overflowStoreRequest overflowPageOffset overflowLineOffset	ce to Me	ibu0 pmm0 pmm0	ovi0 ovi0 ovi0	Receiving device is ready to accept more data  16B of data Initiate an overflow store operation Offset of the 256B atomic page in the external packet memory Offset of the first line in the atomic page Extract the next data from the
Overflow Interface dataValue overflowStoreRequest overflowPageOffset overflowLineOffset extract	128	emory ibu0 pmm0 pmm0 pmm0	ovl0 ovl0 ovl0 ovl0	Receiving device is ready to accept more data  16B of data Initiate an overflow store operation Offset of the 256B atomic page in the external packet memory Offset of the first line in the atomic page Extract the next data from the buffer in the IBU The overflow operation is
data Value	ce to Me	emory ibu0 pmm0 pmm0 pmm0 ov10	ovl0 ovl0 ovl0 ovl0	Receiving device is ready to accept more data  16B of data Initiate an overflow store operation Offset of the 256B atomic page in the external packet memory Offset of the first line in the atomic page Extract the next data from the buffer in the IBU

Fig. 46

				points to the MSB valid byte
rxDevID	1	ıbu0	ovl0	Device ID of the transmitting device
error	1	ıbu0	ovl0	Error detected in the current transaction
endOfTransaction	1	ibu0	ovl0	The current transfer is the last one of the transaction
packetSizeMismatch	1	ovl0	pmm0	The SIU detects a packet size mismatch while overflowing a packet.
Overflow Interfac	e from	Memory	,	
dataValue	128	ovl0	obu0	16B of data
validBytes	4	ovl0	obu0	Pointer to the MSB (if pattern == 0) or to the LSB (if pattern == 1) valid byte in dataValue
pattern	power	ovi0	obu0	If pattern == 1 && valid == 0, then no valid bytes. If pattern == 0 && valid == 15, then all 16 bytes are valid
overflowRetrieveRequest	1	pmm0	ovi0	Initiate an overflow retrieve operation
overflowPageOffset	16	pmm0	ovl0	Offset of the 256B atomic page in the external packet memory
overflowLineOffset	4	pmm0	ov10	Offset of the first line in the atomic page to be used
sizePointer	4	pmm0	ovl0	Offset of the byte in the line that contains the LSB byte of the size of the packet
doneRetrieve	1	ov10	pmm0	The overflow operation is complete
ful10	1	obu0	ovl0	The buffer in the OBU block associated to outbound device identifier 0 is full
full1	1	obu0	ovl0	The buffer in the OBU block associated to outbound device identifier 1 is full
error	1	ovl0	obu0,pmm0	Error detected on the bus as packet was being transferred to outbound device identifier txDevID
txDevID	1	pmm0	ovl0	The outbound device identifier
Local Packet Men	iory In	terface (	SPU)	
dataValue	128	lmc0	lpm0	16B of data
dataValue	128	lpm0	lmc0	16B of data
read	1	lmc0	lpm0	Read request. If read is asserted, write should be de-asserted
write	1	lmc0	lpm0	Write request. If write is asserted, read should be de-asserted. When write is asserted, the data to be written should be available in data Value
dataControlSelect	1	lmc0	lpm0	If asserted, it validates the read or

Fig. 47

				write access
lineAddress	14	lmc0	lpm0	Line number within the LPM to read or write
valid	1	lpm0	lmc0	Access to the memory port (for read or write) is granted
Local Packet M	1emory/Me	emory E	Bus Interf	ace (RTU)
dataValue	128	lmc0	rtu0	16B of data
dataValue	128	rtu0	lmc0	16B of data
read	1	rtu0	lmc0	Read request. Asserted once
				(numLines has the total number of 16-byte lines to read)
write	1	rtu0	Imc0	Write request. Asserted on a per- line basis. When asserted, dataValue from RTU should have data to be written
lineAddress	14/32	rtu0	Imc0	Line to initiate access from or to
numLines	4	rtu0	lmc0	Number of lines to read. If numLines = X, then X+1 lines are requested
valid	1	lmc0	rtu0	Access to the operation is granted
backgndStream	1	rtu0	Imc0	Background operation implying only the 14 LSB bits of the line address are used, or streaming operation implying all 32 bits are used
byteEnables	16	rtu0	lmc0	Byte enables. Used only for writing. For reading, byteEnables are 0xFFFF (i.e. all bytes within the all the requested lines are read)
SPU Commana	Interface	through	h the CMI	
read	1	lmc0	cmu0	Read request. If read is asserted, write should be de-asserted
write	1	lmc0	cmu0	Write request. If write is asserted, read should be de-asserted
dataValue	32	lmc0	cmu0	4B of data
dataValue	32	cmu0	lmc0	4B of data
dataControlSelect	1	lmc0	cmu0	If de-asserted, it validates the read or write access
lineAddress	7	lmc0	cmu0	Address of the configuration register
valid	1	cmu0	lmc0	CMU notifies that data Value is ready
Performance C	ounters In	terface	through t	
eventA	6	?????	сти0	One of the two events (A) requested to be monitored
eventB	6	????	cmu0	One of the two events (B) requested to be monitored
eventDataA	16	cmu0	?????	The data associated to event A. if any. This value is meaningful when the corresponding bit in the eventVector is asserted.

eventDataB	16	cmu0	????	The data associated to event B, if
				any. This value is meaningful
				when the corresponding bit in the
				eventVector is asserted.
eventVector	64	cmu0	????	The event vector (1 bit per event).
				LSB bit corresponds to event# 0,
				MSB bit corresponds to event#
				63.
On –Chip Instri	ımentatio	n (OCI)	Interfac	e through the CMU
(TBD)				





Fig. 50






Fig. 52

## Selection Based on Instruction Types




Fig. 53